1,282 research outputs found

    A 5 Gb/s Radiation Tolerant Laser Driver

    Get PDF
    A laser driver for data transmission at 5 Gb/s has been developed as a part of the Giga Bit Transceiver (GBT) project. The Giga Bit Laser Driver (GBLD) targets High Energy Physics (HEP) applications for which radiation tolerance is mandatory. The GBLD ASIC can drive both VCSELs and some types of edge emitting lasers. It is essentially composed of two drivers capable of sinking up to 12 mA each from the load at a maximum data rate of 5 Gb/s, and of a current sink for the laser bias current. The laser driver include also pre-emphasis and duty cycle control capabilities

    Beam test results of the irradiated Silicon Drift Detector for ALICE

    Full text link
    The Silicon Drift Detectors will equip two of the six cylindrical layers of high precision position sensitive detectors in the ITS of the ALICE experiment at LHC. In this paper we report the beam test results of a SDD irradiated with 1 GeV electrons. The aim of this test was to verify the radiation tolerance of the device under an electron fluence equivalent to twice particle fluence expected during 10 years of ALICE operation.Comment: 6 pages,6 figures, to appear in the proceedings of International Workshop In high Multiplicity Environments (TIME'05), 3-7 October 2005, Zurich,Switzerlan

    A model to explain angular distributions of J/ψJ/\psi and ψ(2S)\psi(2S) decays into ΛΛ‾\Lambda\overline{\Lambda} and Σ0Σ‾0\Sigma^0\overline{\Sigma}^0

    Full text link
    BESIII data show a particular angular distribution for the decay of the J/ψJ/\psi and ψ(2S)\psi(2S) mesons into the hyperons ΛΛ‾\Lambda\overline{\Lambda} and Σ0Σ‾0\Sigma^0\overline{\Sigma}^0. More in details the angular distribution of the decay ψ(2S)→Σ0Σ‾0\psi(2S) \to \Sigma^0\overline{\Sigma}^0 exhibits an opposite trend with respect to that of the other three channels: J/ψ→ΛΛ‾J/\psi \to \Lambda\overline{\Lambda}, J/ψ→Σ0Σ‾0J/\psi \to \Sigma^0\overline{\Sigma}^0 and ψ(2S)→ΛΛ‾\psi(2S) \to \Lambda\overline{\Lambda}. We define a model to explain the origin of this phenomenon.Comment: 6 pages, 7 figures, to be published in Chinese Physics

    A Pixel Read-Out Front-End in 28 nm CMOS with Time and Space Resolution

    Get PDF
    Future high luminosity colliders will require front-end electronics with unprecedented performance, both in space and time resolution (tens of micrometers and tens of picoseconds) and in radiation hardness (tens of megagray). Moreover, the high number of events will generate an enormous quantity of data (some terabits per second), and the limited bandwidth requires to perform data selection as close as possible to the front-end stage, to reduce the amount of data transmitted and stored for off-line analysis.The TimeSpOT (TIME and SPace real-time Operating Tracker) project, funded by INFN, is developing a complete demonstrator of a tracking device including all the features needed for future high luminosity experiments.In this presentation, we describe the first prototype of the readout electronics in 28 nm CMOS technology. The modules of the front-end circuitry have been designed and integrated in a test chip, which will allow us to characterize each block separately, and to connect them in a processing chain to evaluate the overall performance

    A Cylindrical GEM Inner Tracker for the BESIII experiment at IHEP

    Full text link
    The Beijing Electron Spectrometer III (BESIII) is a multipurpose detector that collects data provided by the collision in the Beijing Electron Positron Collider II (BEPCII), hosted at the Institute of High Energy Physics of Beijing. Since the beginning of its operation, BESIII has collected the world largest sample of J/{\psi} and {\psi}(2s). Due to the increase of the luminosity up to its nominal value of 10^33 cm-2 s-1 and aging effect, the MDC decreases its efficiency in the first layers up to 35% with respect to the value in 2014. Since BESIII has to take data up to 2022 with the chance to continue up to 2027, the Italian collaboration proposed to replace the inner part of the MDC with three independent layers of Cylindrical triple-GEM (CGEM). The CGEM-IT project will deploy several new features and innovation with respect the other current GEM based detector: the {\mu}TPC and analog readout, with time and charge measurements will allow to reach the 130 {\mu}m spatial resolution in 1 T magnetic field requested by the BESIII collaboration. In this proceeding, an update of the status of the project will be presented, with a particular focus on the results with planar and cylindrical prototypes with test beams data. These results are beyond the state of the art for GEM technology in magnetic field

    Hybrid pixels for the PANDA Micro-Vertex Detector

    Get PDF
    PANDA is a fixed target experiment that will be carried out at the future FAIR facility. The PANDA experiment will perform precise studies of antiproton-proton and antiproton-nuclei annihilations, allowing to investigate different physics topics. The Micro-Vertex Detector (MVD), which represents the innermost part of the central tracking system, features good spatial resolution, limited material budget, radiation hardness and PID capability. To cope with this requirements the MVD is composed by pixel and strip detectors. The custom pixel detector design foresees thin epitaxial sensors and a readout electronics developed in 130nm CMOS technology able to work in a triggerless environment. The first single chip assembly prototype for the pixel detector of PANDA is composed of the ToPix3 readout chip and a dedicated epitaxial silicon sensor matching in size the 640 readout channel matrix of the ASIC prototype. The bump bonding connection was done by IZM company. To perform the first beam test, a pixel tracking station composed by 4 planes was assembled and tested with 2.7GeV/c protons at Forschungszentrum J¨ulich. The data analysis is presented

    Recent Developments on the Silicon Drift Detector readout scheme for the ALICE Inner Tracking System

    Get PDF
    Proposal of abstract for LEB99, Snowmass, Colorado, 20-24 September 1999Recent developments of the Silicon Drift Detector (SDD) readout system for the ALICE Experiment are presented. The foreseen readout system is based on 2 main units. The first unit consists of a low noise preamplifier, an analog memory which continuously samples the amplifier output, an A/D converter and a digital memory. When the trigger signal validates the analog data, the ADCs convert the samples into a digital form and store them into the digital memory. The second unit performs the zero suppression/data compression operations. In this paper the status of the design is presented, together with the test results of the A/D converter, the multi-event buffer and the compression unit prototype.Summary:In the Inner Tracker System (ITS) of the ALICE experiment the third and the fourth layer of the detectors are SDDs. These detectors provide the measurement of both the energy deposition and the bi-dimensional position of the track. In terms of readout an SDD can be viewed as a matrix, where the rows are the detector anodes and the columns are the samples to be read during the drift time; therefore, a very large amount of data has to be amplified, converted in digital form and preprocessed in order to avoid the storage of non-significatn data.Since the electron mobility is a strong temperature function, detector temperature has to be kept constant; on the other hand, it is not possible to use very efficient cooling systems because the amount of material in this area is very limited, so the power budget for the electronic readout is very low (less than 6 mW/anode).The simplest solution would be to send the analog signals outside the sensitive area immediately after a preamplification; unfortunately, the ratio between the number of channels (around 200 000) and the space available is so high that the simple solution of sending all the SDD anodes output outside teh detector zone after a low-noise amplification is not practically manageable.Abstract:The adopted solution is based on three main units:(i) A front-end chip that performs low noise amplification, fast analog storage and A/D conversion(ii) A multi-event digital buffer for data derandomization(iii) A data compression/zero suppression and system control boardThe first two units are distributed on the ladders near the detectors and have stringent power and space requirements, while the third unit is placed at both ends of the ladders and in boxes placed on both ends of the TPC detector.The first unit is the most critical part of the system. It works as follows: the detector signals are continuously amplified, sampled and stored in the analog memory with a frequency of 40 MSamples/s The L0d trigger signal stops the write operation, while the L1 trigger signal starts the conversion phase. This phase will continue until the event data are stored in the event buffer if the L2y confirm trigger signal is received, or rejected if the L2n abort signal will be issued by the trigger system.Prototypes of the three parts have been designed and tested while the full chip is currently under design. Tests of the A/D converter will be presented.The multi-event buffer purpose is to de-randomize the even data in order to reduce the transmission speed. Preliminary tests of the first prototype will be presented.The board placed at the end of the ladders performs various functions. It reduces the amount of data through various cascaded algorithms with variable parameters and transmits the data to the SIU board. It also controls the test and slow control system for the ladder circuitry. Tests of the FPGA-based prototypes will be presented.Special care has been taken for the test problem. The ASICs designed are provided of a test control port based on teh IEEE 1149.1 JTAG standard. The same protocol is used for downloading configuration information

    Test Results of the ALICE SDD Electronic Readout Prototypes

    Get PDF
    The first prototypes of the front-end electronics of the ALICE silicon driftdetectors have been designed and tested. The integrated circuits have been designed using state of the art technologies and, for the analog parts, with radiation-tolerantdesign techniques. In this paper, the test results of the building blocks of the PASCAL chip and the first prototype of the AMBRA chip are presented. The prototypes fully respect the ALICE requirements; owingto the use of deep-submicron technologies together with radiation-tolerant layout techniques, the prototypes have shown a toleranceto a radiation dose much higher than the one foreseen for the ALICE environment.(Abstract only available, full text to follow)

    Theory of biopolymer stretching at high forces

    Full text link
    We provide a unified theory for the high force elasticity of biopolymers solely in terms of the persistence length, ξp\xi_p, and the monomer spacing, aa. When the force f>\fh \sim k_BT\xi_p/a^2 the biopolymers behave as Freely Jointed Chains (FJCs) while in the range \fl \sim k_BT/\xi_p < f < \fh the Worm-like Chain (WLC) is a better model. We show that ξp\xi_p can be estimated from the force extension curve (FEC) at the extension x≈1/2x\approx 1/2 (normalized by the contour length of the biopolymer). After validating the theory using simulations, we provide a quantitative analysis of the FECs for a diverse set of biopolymers (dsDNA, ssRNA, ssDNA, polysaccharides, and unstructured PEVK domain of titin) for x≥1/2x \ge 1/2. The success of a specific polymer model (FJC or WLC) to describe the FEC of a given biopolymer is naturally explained by the theory. Only by probing the response of biopolymers over a wide range of forces can the ff-dependent elasticity be fully described.Comment: 20 pages, 4 figure
    • …
    corecore